1-49-17-06



The EF6809 is a revolutionary high-performance 8-bit microprocessor which supports modern programming techniques such as position independent

dence, reentrancy, and modular programming.

This third-generation addition to the 6800 Family has major architectural improvements which include additional registers, instructions, and addressing

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The EF6809 has the most complete set of addressing modes available on any 8-bit microprocessor today.

The EF6809 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applica-

EF6800 COMPATIBLE

- Hardware Interfaces with All 6800 Peripherals
 Software Upward Source Code Compatible Instruction Set and Addressing Modes

ARCHITECTURAL FEATURES

- Two 16-Bit Index Registers
- Two 16-Bit Indexable Stack Pointers
- Two 8-Bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

HARDWARE FEATURES

- On-Chip Oscillator (Crystal Frequency = 4 × E)

 DMA/BREQ Allows DMA Operation on Memory Refresh
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- MRDY Input Extends Data Access Times for Use with Slow Memory
- Interrupt Acknowledge Output Allows Vectoring by Devices
- Sync Acknowledge Output Allows for Synchronization to External

- Single Bus-Cycle RESET
 Single 5-Volt Supply Operation
 NMI Inhibited After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use with Slower Memories
- Early Write Data for Dynamic Memories

SOFTWARE FEATURES

- 10 Addressing Modes


 - 6800 Upward Compatible Addressing Modes Direct Addressing Anywhere in Memory Map Long Relative Branches

 - Program Counter Relative
- True Indirect Addressing
 Expanded Indexed Addressing:
 0-, 5-, 8-, or 16-8it Constant Offsets 8- or 16-Bit Accumulator Offsets
- Auto Increment/Decrement by 1 or 2 Improved Stack Manipulation 1464 Instructions with Unique Addressing Modes
- 8 x 8 Unsigned Multiply
- 16-Bit Arithmetic
- Transfer/Exchange All Registers
 Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

HMOS

(HIGH DENSITY N-CHANNEL, SILICON GATE)

8-BIT MICROPROCESSING UNIT



PIN ASSIGNMENT							
10 40	IHALT						
] XTAL						
3 38	DEXTAL -						
4 .37	PRESET						
5 · 36	MRDY						
6 35	po						
7 34	þŧ						
8 33	DMA/BREO						
9 32	⊒e\ ™						
10 31	100						
	101						
	103						
13 28	իօյ						
	104						
	105						
	1 06						
	1 07						
18 23]A15						
19 22	JA14						
20 21]A13						
	1 • 40 2 39 3 38 4 37 5 36 6 36 7 34 8 33 9 32 10 31 11 30 12 29 13 28 14 27 15 26 16 25 17 24 18 23 19 22						

MAXIMUM RATINGS	871	0.08	339	D	T-49-17-06
Rating		Symbol	Value	Unit	This device contains circ
Supply Voltage		Vcc	-03 to +70		Inputs against damage of
Input Voltage		v _{in} _	-03 to +70	V	voltages or electric fields, vised that normal precau
Operating Temperature Range EF6809, EF68A09, EF68B09 EF6809, EF68A09, EF68B09 : V suffix EF6809, EF68A09 : M suffix		^т А.,	T _L to T _H 0 to +70 -40 to +85 -55 to +125	°c	avoid application of any v maximum rated voltages pedance circuit Reliabili enhanced if unused input
Storage Temperature Range		T _{stg}	- 55 to + 150	°C	propriate logic voltage

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high im-pedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage levels (e.g., either VSS or VCC).

THERMAL CHARACTERISTICS

THE THINKE OF WAR IN THE	Symbol	Value	Unit
Characteristic	Sylfidol	Yuido	-+
Thermal Resistance	1 1	ro	
Ceramic	θ_{JA}	50 60	°C/W
Cerdip .	577	100	
Plastic		100	1
PLCC		100	

POWER CONSIDERATIONS

The average chip-junction temperature, T.J., in °C can be obtained from:

 $T_J = T_A + (P_D \bullet \theta_{JA})$

(1)

Where:

TA = Ambient Temperature, °C

θJA = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT=ICC × VCC, Watts — Chip Internal Power

PPORT ■ Port Power Dissipation, Watts - User Determined

For most applications PPORT ◀PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

 $P_D = K + (T_J + 273^{\circ}C)$

Solving equations 1 and 2 for K gives:

 $K = P_D \bullet (T_A + 273 \circ C) + \theta JA \bullet P_D^2$

(3)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any

ELECTRICAL CHARACTERISTICS

(VCC=5.0 V \pm 5%, VSS=0, TA=TL to TH unless otherwise noted)

Characteristic	,	Symbol	Min	Тур	Max	Unit
Input High Voltage	Logic, EXTAL RESET	VIH VIHR	V _{SS} + 2.0 V _{SS} + 4.0	_	Vcc Vcc	٧
Input Low Voltage	Logic, EXTAL, RESET	VIL	V _{SS} -03		V _{SS} +0.8	V
Input Leakage Current (V _{In} = 0 to 5.25 V, V _{CC} = max)	Logic	1 _{in}		-	2.5	μA
dc Output High Voltage II_Load = -205 μA, V _{CC} = minl II_Load = -145 μA, V _{CC} = minl II_Load = -100 μA, V _{CC} = minl	D0-D7 A0-A15, R/₩, Q, E BA, BS	νон	VSS+2.4 VSS+2.4 VSS+2.4	- -	- - 	٧
dc Output Low Voltage		VOL		-	V _{SS} +0.5	v w
Internal Power Dissipation (Measured at TA = 0°	C in Steady State Operation)	PINT		ļ-	1.0	- ''
Capacitance * IV _{In} = 0, T _A = 25°C, f = 1.0 MHz)	D0-D7, RESET Logic Inputs, EXTAL, XTAL	C _{in}	<u>-</u>	10 10	15 <u>-</u> 15	pF
	AO-A15, R/W, BA, BS	Cout			15	pF
Frequency of Operation (Crystal or External Input)	E F6809 E F68A09 E F68B09	fXTAL	0.4 0.4 0.4	- - -	4 6 8	MHz
Hr-Z (Off State) Input Current (V _{ID} = 0.4 to 2.4 V, V _{CC} = max)	D0-D7 A0-A15, R/W	ITSI	-	2.0 -	10 100	μА

Capacitances are periodically tested rather than 100% tested.

BUS TIMING CHARACTERISTICS (See Notes 1 and 2)

ldent.	Characteristic	Symbol		809	EF68A09		EF68B09		Unit
Number	Characteristic	Зунцы	Min	Max	Min	Max	Min	Max	Uni
1	Cycle Time (See Note 5)	tcyc	1.0	10	0 667	10	05	10	μS
2	Pulse Width, E Low	PWEL	430	5000	280	5000	210	5000	ns
3	Pulse Width, E High	PWEH	450	15500	280	15700	220	15700	ns
4	Clock Rise and Fall Time	t _r , tf	-	25	-	25		20	ns
5	Pulse Width, Q High	PWQH	430	5000	280	5000	210	5000	ns
6	Pulse Width, Q Law	PWQL	450	15500	280	15700	220	15700	ns
7	Delay Time, E to Q Rise	tAVS	200	250	130	165	. 80	125	กร
9	Address Hold Time (See Note 4)	¹AH	20		20	-	20		ns
10	BA, BS, R/W, and Address Valid Time to Q Rise	' 'AQ	50	_	25	-	15		กร
17	Read Data Setup Time	¹ DSR	80		60		40	_	ns
18	Read Data Hold Time	IDHR	10	-	10	-	10		ns
20	Data Delay Time from Q	1DDQ	_	200	-	140	_	110	ns
21	Write Data Hold Time	1DHW	30	-	30		30		กร
29	Usable Access Time (See Note 3)	tACC	695		440	-	330	_	กร
	Processor Control Setup Time (MRDY, Interrupts, DMA: BREQ, HALT, RESET) (Figures 6, 8, 9, 10, 12, and 13)	^t PCS	200		140		110	-	ns
	Crystal Oscillator Start Time (Figures 6 and 7)	^t RC	-	100	_	100	_	100	ms
	Processor Control Rise and Fall Time (Figures 6 and 8)	IPCr. IPCI	_	100		100	_	100	ns

^{*}Address and data hold times are periodically tested rather than 100% tested.

NOTES:

- 1. Voltage levels shown are V_L ≤ 0.4 V, V_H ≥ 2.4 V, unless otherwise specified.
 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
 3. Usable access time is computed by: 1 4 7 max + 10 17.
 4. Hold time (③ 1 for BA and BS is not specified.
 5. Maximum t_{Cyc} during MRDY or DMA/BREO is 16 µs.





FIGURE 3 - BUS TIMING TEST LOAD



C = 30 pF for BA, BS 130 pF for D0-D7, E, Q 90 pF for A0-A15, R/W

R = 11.7 k Ω for D0-D7 16.5 k Ω for A0-A15, E, Q, R/ \overline{W} 24 kΩ for BA, BS

PROGRAMMING MODEL

As shown in Figure 4, the EF6809 adds three registers to the set available in the EF6800. The added registers include a direct page register, the user stack pointer, and a second index register.


ACCUMULATORS (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D register, and is formed with the A register as the most significant byte.

DIRECT PAGE REGISTER (DP)

The direct page register of the EF6809 serves to enhance the direct addressing mode. The content of this register appears at the higher address outputs (A8-A15) during di-rect addressing instruction execution. This allows the di-rect mode to be used at any place in memory, under pro-gram control. To ensure 6800 compatibility, all bits of this register are cleared during processor reset.



INDEX REGISTERS (X, Y)

The index registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers LX, Y, U, ST may be used as index registers.

STACK POINTER (U.S)

The hardware stack pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the EF6809 point to the top of the stack, in contrast to the EF6800 stack pointer, which pointed to the next free location on the stack. The user stack pointer (U) is controlled exclusively by the programmer. This allows arguments to be passed to and from subroutines with raise Both stack pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support Push and Pull instructions. This allows the EF6809 to be used afficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.


PROGRAM COUNTER

The program counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative addressing is provided allowing the program counter to be used like an index register in some situations.

CONDITION CODE REGISTER

The condition code register defines the state of the processor at any given time. See Figure 5.

FIGURE 5 CONDITION CODE REGISTER FORMAT



CONDITION CODE REGISTER DESCRIPTION

BIT 0 (C)

Bit 0 is the carry flag, and is usually the carry from the binary ALU C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU

RIT 1 (V

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB 1.

BIT 2 /7

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

D

BIT 3 IN

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

BIT A (II

Bit 4 is the $\overline{\text{IRQ}}$ mask bit. The processor will not recognize interrupts from the $\overline{\text{IRQ}}$ line if this bit is set to a one. $\overline{\text{NMI}}$, $\overline{\text{FIRQ}}$, $\overline{\text{IRQ}}$, $\overline{\text{RESET}}$, and SWI all set I to a one. SWI2 and SWI3 do not affect I.

BIT 5 (H

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

BIT 6 (F)

Bit 6 is the \overline{FIRQ} mask bit. The processor will not recognize interrupts from the \overline{FIRQ} line if this bit is a one. \overline{NMI} , \overline{FIRQ} , SWI, and \overline{RESET} all set F to a one. \overline{IRQ} , SWI2, and SWI3 do not affect F.

BIT 7 (E

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the condition code register represents past action.

PIN DESCRIPTIONS

POWER (VSS, VCC)

Two pins are used to supply power to the part: VSS is ground or 0 volts, while VCC is $\pm 5.0 \text{ V} \pm 5\%$.

ADDRESS BUS (A0-A15)

Sixteen pins are used to output address information from the MPU onto the address bus. When the processor does not require the bus for a data transfer, it will output address FFFF $[6,R/\overline{W}=1,$ and BS=0; this is a "dummy access" or \overline{VMA} cycle. Addresses are valid on the rising edge of Q. All address bus drivers are made high impedance when output bus available (BA) is high. Each pin will drive one Schottky TTL load or four LSTTL loads, and 90 pF.

DATA BUS (D0-D7)

These eight pins provide communication with the system bidirectional data bus. Each pin will drive one Schottky TTL load or four LSTTL loads, and 130 pF.

87D 09343 T-49-17-06

READ/WRITE (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus. R/\overline{W} is made high impedance when BA is high. R/\overline{W} is valid on the rising edge of Q.

RESET

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 6. The reset vectors are fetched from locations FFFE16 and FFFF16 (Table 1) when interrupt acknowledge is true, (BA*BS=1). During initial power on, the RESET line should be held low until the clock oscillator is fully operational. See Figure 7

Because the EF6809 RESET pin has a Schmitt-Ingger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the processor.

HALT

A low fevel on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the halt or bus grant state. While halted, the MPU will not respond to external real-time requests (FIRO, IRO) although DMA/BREQ will always be accepted, and NMI or RESET will be latched for later response. During the halt state, Q and E continue to run normally. If the MPU is not running (RESET, DMA/BREQ), a halted state (BA*BS=1) can be achieved by pulling HALT low while RESET is still low. If DMA/BREQ and HALT are both pulled low, the processor will reach the last cycle of the instruction (by reverse cycle stealing) where the machine will the become halted. See Figure 8.

BUS AVAILABLE, BUS STATUS (BA, BS)

The bus available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. This signal does not imply that the bus will be available for more than one cycle. When BA goes low, a dead cycle will elapse before the MPU acquires the bus.

The bus status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).

MPU	State	MPU State Definition			
BA	BS	III, O State Damini			
0	0	Normal (Running)			
0	1	Interrupt or Reset Acknowledge			
1	0	Sync Acknowledge			
1	1	Halt or Bus Grant Acknowledge			







FIGURE 7 -- CRYSTAL CONNECTIONS AND OSCILLATOR START UP



NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.


Y1	Cin	Cout
8 MHz	18 pF	18 pF
6 MHz	20 pF	20 pF
4 MHz	24 pF	24 pF







	Nominal Crystal Parameters								
	3.58 MHz	4,00 MHz	6.0 MHz	8,0 MHz					
R _S	60 D	50 Ω	30-50 Ω	20-40 Ω					
co	3.5 pF	6.5 pF	4-6 pF	4-6 pF					
C1	0.015 pF	0.025 pF	0,01-0.02 pF	0.01-0.02 pF					
Q	>40 k	>30 k	>20 k	>20 k					

NOTE: These are representative AT-cut crystal parameters only. Crystals of other types of cut may also be used.







NOTE. Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.

INTERRUPT ACKNOWLEDGE is indicated during both cycles of a hardware-vector-fetch (RESET, NMI, FIRQ, IRQ, SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lipes, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

SYNC ACKNOWLEDGE is indicated while the MPU is waiting for external synchronization on an interrupt line.

HALT/BUS GRANT is true when the MC6809 is in a halt or bus grant condition.

TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

	INDEC I - I	ALEINION IN THE	AT HETELINOT T TEOTOTIO					
		Map For Locations	Interrupt Vector Description					
	MS	LS	Description					
Г	FFFE	FFFF	RESET					
1	FFFC	FFFD	NMI					
	FFFA	FFFB	SWI					
-	FFF8	FFF9	ĪRŌ					
	FFF6	FFF7	FIRQ					
	FFF4	FFF5	SWI2					
	FFF2	FFF3	SWI3					
1	FFFO	FFF1	Reserved					

NON MASKABLE INTERRUPT (NMI)*

A negative transition on this input requests that a non-maskable interrupt sequence be generated. A non-maskable

interrupt cannot be inhibited by the program, and also has a higher priority than \overline{FiRO} . \overline{RiO} , or software interrupts. During recognition of an \overline{NMl} , the entire machine state is saved on the hardware stack. After reset, an \overline{NMl} will not be recognized until the first program load of the hardware stack pointer (§). The pulse width of \overline{NMl} low must be at least one E cycle. If the \overline{NMl} input does not meet the minimum set up with respect to O, the interrupt will not be recognized until the next cycle. See Figure 9.


FAST-INTERRUPT REQUEST (FIRQ)*


A low level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard interrupt request ($\overline{\text{IRO}}$), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

INTERRUPT REQUEST (IRQ)*

A low level input on this pin will initiate an interrupt request sequence provided the mask bit (I) in the CC is clear. Since \overline{IRO} stacks the entire machine state it provides a slower response to interrupts than \overline{FIRO} . \overline{IRO} also has a lower priority than \overline{FIRO} Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.


[•] NMI, FIRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain fow until completion of the current instruction they may not be recognized. However, NMI is latched and need only remain low for one cycle. No interrupts are recognized or latched between the falling edge of RESET and the rising edge of BS indicating RESET acknowledge.





NOTE: Waveform measurements for all inputs and outputs are specified at logic high = 2,0 V and logic low = 0,8 V unless otherwise specified.

É clock shown for reference only,



T-49-17-06

XTAL, EXTAL

These inputs are used to connect the on-chip oscillator to an external parallel-resonant crystal Alternately, the pin EXTAL may be used as a TTL level input for external timing by grounding XTAL. The crystal or external frequency is four times the bus frequency. See Figure 7. Proper RF layout techniques should be observed in the layout of printed circuit

E, Q

E is similar to the EF6800 bus timing signal phase 2; Q is a quadrature clock signal which leads E Q has no parrallel on the EF6800. Addresses from the MPU will be valid with the leading edge of Q. Data is latched on the falling edge of E. Timing for E and Q is shown in Figure 11.

MRDY'

This input control signal allows stretching of E and O to extend data-access time. E and Q operate normally while MRDY is high. When MRDY is low, E and Q may be stretched in integral multiples of quarter (1/4) bus cycles, thus allowing interface to slow memories, as shown in Figure 12(a). During non-valid memory access (VMA cycles), MRDY has no effect on stretching E and Q; this inhibits slowing the pro-cessor during "don't care" bus accesses. MRDY may also be

used to stretch clocks (for slow memory) when bus control has been transferred to an external device (through the use of HALT and DMA/BREQ).


DMA/BREQ* 87D 09349


The DMA/BREQ input provides a method of suspending execution and acquiring the MPU bus for another use, as shown in Figure 13. Typical uses include DMA and dynamic memory refresh.

A low level on this pin will stop instruction execution at the end of the current cycle unless pre-empted by self-refresh. The MPU will acknowledge DMA/BREQ by setting BA and BS to a one. The requesting device will now have up to 15 bus cycles before the MPU retrieves the bus for self-refresh. Self-refresh requires one bus cycle with a leading and trailing dead cycle. See Figure 14. The self-refresh counter is only cleared if DMA/BREQ is inactive for two or more MPU

Typically, the DMA controller will request to use the bus by asserting DMA/BREQ pin low on the leading edge of E. When the MPU replies by setting BA and BS to a one, that cycle will be a dead cycle used to transfer bus mastership to the DMA controller.

False memory accesses may be prevented during any dead cycles by developing a system DMAVMA signal which is LOW in any cycle when BA has changed.





NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.

* The on-board clock generator furnishes E and Q to both the system and the MPU. When MRDY is pulled low, both the system clocks and the internal MPU clocks are stretched. Assertion of DMA/BREQ input stops the internal MPU clocks while allowing the external system clocks to RUN (i.e., release the bus to a DMA controller). The internal MPU clocks resume operation after DMA/BREQ is released or after 16 bus cycles (14 DMA, two dead), whichever occurs first. While DMA/BREQ is asserted it is sometimes necessary to pull MRDY low to allow DMA to/from slow memory/peripherals. As both MRDY and DMA/BREQ control the internal MPU clocks, care must be exercised not to violate the maximum t_{CYC} specification for MRDY or DMA/BREQ. (Maximum t_{CYC} during MRDY or DMA/BREQ is 16 µs.)

When BA goes low leither as a result of DMA/BREQ = HIGH or MPU self-refresh), the DMA device should be taken off the bus. Another dead cycle will elapse before the MPU accesses memory to allow transfer of bus mastership without contention.


MPU OPERATION


During normal operation, the MPU fetches an instruction from memory and then executes the requested function.

This sequence begins after RESET and is repeated indefinitely unless aftered by a special instruction or hardware occurrence. Software instructions that after normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI, and SYNC. An interrupt, HALT, or DMA/BREO can also after the normal execution of instructions. Figure 15 illustrates the flowchart for the EFROO.

87D 09350

DT-49-17-06










FIGURE 14 — AUTO-REFRESH DMA TIMING (>14 CYCLES)
(REVERSE CYCLE STEALING)



* DMAVMA is a signal which is developed externally, but is a system requirement for DMA.

NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified.



D T-49-17-06 87D 09353

The basic instructions of any computer are greatly ennanced by the presence of powerful addressing modes. The EF6809 has the most complete set of addressing modes available on any microcomputer today. For example, the EF6809 has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern program ming techniques. The following addressing modes are available on the EF6809:

Inherent (includes accumulator)

Extended

Extended Indirect

Direct Register

Indexed

Zero-Offset

Constant Offset Accumulator Offset

Auto Increment/Decrement

Indexed Indirect

Relative

Short/Long Relative Branching

Program Counter Relative Addressing

INHERENT (INCLUDES ACCUMULATOR)

In this addressing mode, the oncode of the instruction contains all the address information necessary. Examples of inherent addressing are: ABX, DAA, SWI, ASRA, and

IMMEDIATE ADDRESSING

In immediate addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately following the opcode of the instruction). The EF6809 uses both 8- and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate addressing are:

LDA #\$20

LDX #\$F000

LDY #CAT

NOTE

signifies Immediate addressing; \$ signifies hexadecimal value.

EXTENDED ADDRESSING

In extended addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of extended addressing include:

CAT LDA MOUSE

LDD \$2000

EXTENDED INDIRECT - As in the special case of indexed addressing (discussed below), one level of indirection may be added to extended addressing. In extended indirect, the two bytes following the postbyte of an indexed instruction

contain the address of the data. LDA (CAT) (\$FFFE) LDX

STU [DOG]

DIRECT ADDRESSING

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower eight bits of the address to be used. The upper eight bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on reset, direct addressing on the EF6809 is compatible with direct addressing on the 6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

SETDP \$10 (assembler directive)

LDR \$1030

LDA

< CAT LDD

NOTE

< is an assembler directive which forces direct addressing.

REGISTER ADDRESSING

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing

> Transfers X into Y **EXG** A, B PSHS A, B, X, Y

Exchanges A with B Push Y, X, B and A onto S

X, Y, D PULU Pull D, X, and Y from U

INDEXED ADDRESSING

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

DT-49-17-06 87D 09354

FIGURE 16 - INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS

		Postbyte Register Bit						Indexed	
7	6	5	4	3	2	1	0	Addressing Mode	
0	R	R	ъ	d	d	đ	d	EA = ,R + 5 Bit Offset	
1	R	R	0	0	0	0	0	,R+	
1	R	R	. 1	0	0	0	1	,R++	
1	R	R	0	0	Ö	1	0	, – R	
_ 1	R	R		0	0	1	1	,R	
1	R	R	-1	0	1_	0	0	EA = ,R +0 Offset	
1	R	R	ī	0	1	0	1	EA = ,R + ACCB Offset	
1	R	R	ı.	0	1	1	0	EA = R + ACCA Offset	
1	R	R	ī	1	0	0	0	EA = ,R +8 Bit Offset	
1	R	R	ı	1	0	0	1	EA = ,R + 16 Bit Offset	
1	R	R	T	1	0	1	1	EA = ,R + D Offset	
1	×	x	ı	1	1	0	0	EA = ,PC +8 Bit Offset	
1	X	×	-	1	1	0	1	EA = ,PC + 16 Bit Offset	
1	R	R	i	1	1	1	1	EA = (,Address)	
	Addressing Mode Field								
	Indirect Field (Sign bit when by = 0)								

x = Don't Care d = Offset Bit

0 = Not Indirect 1 = Indirect

Register Field: RR

00 = X 01 = Y 10 = U 11 = S

ZERO-OFFSET INDEXED - In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are: LDD LDA O,X

CONSTANT OFFSET INDEXED-In this mode, a two's complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

5 bit (-16 to +15)

8 bit (-128 to +127)

16 bit (-32768 to + 32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The twos complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA 23,X

LDX

-2,S 300,X CAT,Y LDY

TABLE 2 - INDEXED ADDRESSING MODE

		Non In	Non Indirect			Indirect.			
Туре	Forms	Forms Assembler Postbyte + Form Opcode ~		+	Assembler Form	Postbyte Opcode] *	+	
Constant Offset From R	No Offset	,R	1RR00100	0	0	(,R)	1RR10100	3	0
(2s Complement Offsets)	5-Bit Offset	n, R	ORRกกกกก	_1	0	defaults	to 8-bit		
	8-Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16-Bit Offset	n, R	1RR01001	4	2	(n, R)	1RR11001	7	2
Accumulator Offset From R (2s Complement Offsets)	A Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
	B Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R+	1RR00000	2	0	not a	llowed	1	Г
	Increment By 2	,R++	1RR00001	3	0	[,R++]	1RR10001	6	0
	Decrement By 1	, - R	1RR00010	2	0	not a	llowed	Т	Γ
•	Decrement By 2	,R	1RR00011	3	0	[, R]	1RR10011	6	0
Constant Offset From PC	8-Bit Offset	n, PCR	1xx01100	1	1	(n, PCR)	1xx11100	4	1
(2s Complement Offsets)	16-Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended Indirect	16-Bit Address	_	_	Ι-	Ι-	[n]	10011111	5	2

R = X, Y, U, or S

x = Don't Care

00 = X 01 = Y 10 = U

and indicate the number of additional cycles and bytes for the particular variation.

ACCUMULATOR-OFFSET INDEXED

This mode is similar to constant offset indexed except that the two's complement value in one of the accumulators (A, B, or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

LDA	B,Y
LDX	D,Y
LEAX	B,X

AUTO INCREMENT/DECREMENT INDEXED — In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the high to low addresses. The size of the increment/ decrement can be either one or two to allow for tables of either 8 or 16-bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allows them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA	,X+
STD	,Y++
LDB	, – Y
אחו	S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0,X++ (X initialized to 0)

The desired result is to store zero in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

0-temp calculate the EA; temp is a holding register X+2-X perform auto increment

X--(temp) do store operation

INDEXED INDIRECT — All of the indexing modes, with the exception of auto increment/decrement by one or a ±4-bit offset, may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

	A = XX (don't X = \$F000		6
\$0100	LDA (\$10,X	EA is now \$F010	
\$F010 \$F011	\$F1 \$50	\$F150 is now the	

\$F150 \$AA
After Execution
A = \$AA Actual Data Loaded
X = \$F000

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by one indirect). Some examples of indexed indirect are:

LDA	[,X]
LDD	[10,S]
LDA	[B,Y]
LDD	[.X + +]

RELATIVE ADDRESSING

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true, then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (one byte offset) and long (two bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 216. Some examples of relative addressing are:

CAT DOG	BEQ BGT LBEQ LBGT	CAT DOG RAT RABBIT	(short) (short) (long) (long)
	•		
RAT	NOP		
RABBIT	NOP		

PROGRAM COUNTER RELATIVE — The PC can be used as the pointer register with 8- or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the program counter. Examples are:

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR] LDU [DOG, PCR]

INSTRUCTION SET

The instruction set of the EF6809E is similar to that of the 6800 and is upward compatible at the source code level The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with diflerent addressing modes) has risen from 197 to 1464.


Some of the new instructions are described in detail below

PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register or set of registers with a single instruction.

PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual push/pull sequence is fixed; each bit defines a unique register to push or pull, as shown below.



TFR/EXG

Within the EF6809E, any register may be transferred to or exchanged with another of like size, i.e., 8 bit to 8 bit or 16 bit to 16 bit. Bits 4-7 of postbyte define the source register, while bits 0-3 represent the destination register. These are denoted as follows:

87D 09356 T- 49-17-06

Source	Destination
Regist	er Field
0000 = D (A:B)	1000 = A
0001 = X	1001 = B
0010 = Y	1010 = CCR
0011 = U	1011 = DPR
0100 = S	

NOTE All other combinations are undefined and INVALID.

LEAX/LEAY/LEAU/LEAS

0101 = PC

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data and tables in a position independent manner. For example:

MSG1, PCR LFAX PDATA (print message routine) **LBSR**

'MESSAGE' MSG1 FCC

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the auto increment and auto decrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

lany of the 16-bit pointer registers X, Y, LEAa.b+ U, or S may be substituted for a and b)

(calculate the EA) 1. b → temp (modify b, postincrement) 2. b+1→ b (load a) 3. temp→ a

LEAa . - b

(calculate EA with predecrement) b − 1 → temp (modify b, predecrement) 2. b-1→b

(load a) 3. temp→ a

TARIF 3 - LEA EXAMPLES

(Able 3 - ELA ESSIIII ELS		
Instruction	Operation	Comment
LEAX 10, X	X + 10 - X	Adds 5-Bit Constant 10 to X
LEAX 500, X	x + 500 → x	Adds 16-Bit Constant 500 to X
LEAY A, Y	Y+A -Y	Adds 8-Bit A Accumulator to Y
LEAY D.Y	Y+D → Y	Adds 16-Bit D Accumulator to Y
LEAU - 10, U	U - 10 → U	Substracts 10 from U
LEAS - 10, S	S - 10 - S	Used to Reserve Area on Stack
LEAS 10, S	S + 10 - S	Used to 'Clean Up' Stack
LEAX 5, S	S+5 → X	Transfers As Well As Adds
15500		

Auto increment-by-two and auto decrement-by-two instructions work similarly. Note that LEAX;X+ does not change X, however, LEAX, -X does decrement, LEAX 1, X should be used to increment X by one.

MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. The unsigned multiply also allows multipleprecision multiplications.

LONG AND SHORT RELATIVE BRANCHES

The EF6809 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8- or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position-independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

SYNC

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, IRQ) with its mask bit (F or I) set, the processor will clear the sync state and continue processing by executing the next in-line instruction. Figure 17 depicts sync timing.

SOFTWARE INTERRUPTS

A software interrupt is an instruction which will cause an interrupt and its associated vector fetch. These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and soft-ware development systems. Three levels of SWI are available on the EF6809, and are prioritized in the following order: SWI, SWI2, SWI3.

16-BIT OPERATION


The EF6809, has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes, and pulls.

CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart (Figure 18) illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the EF6809. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flowchart. VMA is an indication of FFFF16 on the address bus, $R/\overline{W} = 1$ and BS = 0. The following examples illustrate the use of the chart.

87D 09357

Example 1: LBSR (Branch Taken) T-49-17-06 Before Execution SP = F000



CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	17	1	Opcode Fetch
2	8001	20	1	Offset High Byte
3	8002	00		Offset Low Byte
4	FFFF	•	1	VMA Cycle
5	FFFF		1	VMA Cycle
6	A000	•	1	Computed Branch Address
7	FFFF	*	1	VMA Cycle
8	EFFF	80	0	Stack High Order Byte of
			1	Return Address
9	EFFE	03	0	Stack Low Order Byte of
				Return Address

Example 2: DEC (Extended)

		. =
\$8000	DEC	\$A000
	•	
	•	
	•	
\$A8000	\$8Ó	

CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	7A	i	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00		Operand Address, Low Byte
4	FFFF	*		VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	•	1	VMA Cycle
7	A000	7F	0	Store the Decremented Data

^{*}The data bus has the data at that particular address.

INSTRUCTION SET TABLES

The instructions of the EF6809 have been broken down into five different categories. They are as follows:

8-bit operation (Table 4)

16-bit operation (Table 5)


Index register/stack pointer instructions (Table 6)


Relative branches (long or short) (Table 7) Miscellaneous instructions (Table 8)


Hexadecimal values for the instructions are given in Table 9.


PROGRAMMING AID


Figure 19 contains a compilation of data that will assist in programming the EF6809.






















* The second of the second of





87D 09366 D T- 49-17-06



Constant Offset from R No Offset

5-Bit Offset

8-Bit Offset 16-Bit Offset

Accumulator Offset from R A Register Offset

B Register Offset D Register Offset

Auto Increment/Decrement R

Increment by 1 Increment by 2

Decrement by 1

Decrement by 2

Constant Offset from PC 8-Bit Offset

16-Bit Offset

Direct Extended

Immediate

The index register is incremented following the indexed access

Effective Address (EA)

Index Register

Index Register
Index Register + Post Byte
Index Register + Post Byte High: Post Byte Low

Index Register + A Register Index Register + B Register Index Register + D Register

Index Register Index Register

Index Register - 1 Index Register - 2


Program Counter + Offset Byte
Program Counter + Offset High Byte Offset Low Byte

Direct Page Register. Address Low

Address High Address Low

NNNN + 1





Constant Offset from R

No Offset 5-Bit Offset

8-Bit Offset

16-Bit Offset

Accumulator Offset from R

A Register Offset B Register Offset D Register Offset

Auto Increment/Decrement R Increment by 1

Increment by 2 Decrement by 1

Decrement by 2

Constant Offset from PC 8-Bit Offset

16-Bit Offset

Direct

Extended

Immediate

* The index register is incremented following the indexed access

Effective Address (EA)

Index Register

Index Register Index Register + Post Byte

Index Register + Post Byte High: Post Byte Low

Index Register + A Register Index Register + B Register Index Register + D Register

Index Register Index Register

Index Register - 1 Index Register - 2

Program Counter + Offset Byte
Program Counter + Offset High Byte: Offset Low Byte

Direct Page Register Address Low

Address High Address Low

NNNN+1

87D 09368 T-49-17-06

	B-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS
Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
СМРА, СМРВ	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory tocation
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A × B → D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

NOTE: A, B, CC, or DP may be pushed to (pulled from) stack with either PSHS, PSHU (PULS, PULU) instructions.

TABLE 5 - 16-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

Mnemonic(s) Operation		
ADDD	Add memory to D accumulator	
CMPD	Compare memory from D accumulator	
EXG D, R	Exchange D with X, Y, S, U, or PC	
LDD	Load D accumulator from memory	
SEX	Sign Extend B accumulator into A accumulator	
STD	Store D accumulator to memory	
SUBD	Subtract memory from D accumulator	
TFR D, R	Transfer D to X, Y, S, U, or PC	
TFR R, D	Transfer X, Y, S, U, or PC to D	

NOTE: D may be pushed (pulled) to stack with either PSHS, PSHU (PULS, PULU) instructions.

87D 09369 D T-49-17-06

Instruction	Description
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, X, U, or PC with D, X Y, S, U, or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS. LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A. B. CC, DP, D, X, Y, U, or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S, or PC from hardware stack
STS. STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D. X. Y. S. U or PC to D. X. Y. S. U, or PC
ARY	Add B accumulator to X (unsigned)

TARIF7 -	BRANCH	INSTRUCTIONS

Instruction	Description
	SIMPLE BRANCHES
BEO, LBEO	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMF	Branch if minus
BPL, LBPL	Branch of plus
BCS, LBCS	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
	SIGNED BRANCHES
BGT, LBGT	Branch if greater (signed)
BVS, LBVS	Branch if invalid 2s complement result
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BLE, LBLE	Branch if less than or equal Isigned)
BVC, LBVC	Branch if valid 2s complement result
BLT, LBLT	Branch if less than (signed)
	UNSIGNED BRANCHES
BHI, LBHI	Branch if higher (unsigned)
BCC, LBCC	Branch if higher or same (unsigned)
BHS, LBHS	Branch if higher or same funsigned)
BEO, LBEO	Branch if equal
BNE, LBNE	Branch if not equal
BLS, LBLS	Branch if lower or same (unsigned)
BCS, LBCS	Branch if lower (unsigned)
BLO, LBLO	Branch if lower (unsigned)
	OTHER BRANCHES
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

TABLE 8 - MISCELLANEOUS INSTRUCTIONS

Instruction	Description
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

87D 09370

T-49-17-06

												1-47-	"	- 0	•
OP	Mnem	Mod	_		OP	Mnem	Mod	_	_	1	OP	Mnem	Mode	~	1
00	NEG	Direc	t 6	2	30	LEAX	Index		4+	2+	60	NEG	Indexed	6+	2+
01	•	1 ↑		ı	31	LEAY	1 1		4+	2+	61	•	↑	1	
02		1 1	١.		32	LEAS	1. ₩	1	4+	2+	62	*	1 1		
03	сом	1 [6		33	LEAU	Index		4+	2+	63	СОМ	1 1	6+	2+
04	LSR	1	6	2	34	PSHS	Imm	1	5+	2	64	LSR	1 1	6+	2+
05	*	1 1	١.	1 _	35	PULS	Imm		5+	2	65	*			
06 07	ROR	1 1	6		36	PSHU	lmm		5+	2	66	ROR	1 1	6+	2+
08	ASR	1 1	6		37 38	PULU	Imm	ea ;	5+	2	67	ASR	1 1	6+	2+
	ASL, LSL	1 1	6			1	1		_	.	68	ASL, LSL	1 1	6+	2+
09 0A	ROL	1 1	6		39	RTS	Inhere			1	69	ROL	1	6+	2+
OB I	DEC *	1	6	2	3A 3B	ABX RTI	1 1		3	1	6A	DEC •		6+	2+
OC	INC	1	ا	١,	3C	CWAI	1 1		6/15 ≥ 20	1 2	6B 6C	INC	1 1		١
0D	TST		6	2 2	3D	MUL	inhere		220 11	1	6D	TST		6+	2+
0E	JMP	J.	3		3E	WIOL .	miller	e 111	''	'	6E	JMP	1 1	6+ 3+	2+ 2+
OF	CLR	Direc			3F	swi	Inher	. ا	19	1	6F	CLR	V		
01	CEN	Direc	۲,	- -	1 3r	3441	mitter	6111	10		or .	CLN	Indexed	6+	2+
10	Page 2	-	- 1 -	. _	40	NEGA .	Inhere	ent 2	2	1	70	NEG	Extended	7	3
11	Page 3	i -	- 1 -	- -	41	•	♠	- [71	•			
12	NOP	Inhere	nt 2	1	42	•	1 1				72	•		l	
13	SYNC	Inhere	nt ≥	4 1	43	COMA	1 1	2		1	73	СОМ		7	3
14	*	ł		1	44	LSRA	1 1	2	2	1	74	LSR	1 1	7	3
15	*				45	*		- 1			. 75	*	1	1	
16	LBRA	Relativ		3	46	RORA	1 1	2		1	76	ROR	1	7	3
17	LBSR	Relativ	re 9	3	47	ASRA	1	2		1	77	ASR	1 1	7	3
18	•	ļ.			48	ASLA, LSLA		2		1	78	ASL, LSL		7	3
19	DAA	Inhere	.1.	1	49	ROLA	l i	2		1	79	ROL -	1	7	3
1A	ORCC	Imme	d 3	2	4A	DECA		2	2	1	7A	DEC		7	3
18	•	-	1.		4B	*	1		. 1		7B	•		1	
1C	ANDCC	Imme		2	4C	INCA	.	[2		1	7C	INC	1 1	7	3
1D	SEX	Inhere		1	4D	TSTA		2	2	1	70	TST		7	3
1E	EXG	Imme		2	4E	· ·	∀	1.			7 E	JMP	L ¥	4	3
1F	TFR	Imme	3 6	2	4F	CLRA	Inhere	ent 2	2	1	7F	CLR	Extended	7	3
20	BRA	Relativ	e 3	2	50	NEGB	Inhere	ent 2	2	1	80	SUBA	Immed	2	2
21	BRN	A	٦ 3	2	51	•	A	`` `			81	CMPA	A	2	2
22	ВНІ	T	3	1 2	52	•	1 1				82	SBCA	ΙĨ	2	2
23	BLS		13	2	53	сомв		2	2	1	83	SUBD .		4	3
24	BHS, BCC		3	2	54	LSRB		2		1	84	ANDA		2	2
25	BLO, BCS	l	3	2	55	*			- 1		85	BITA		2	2
26	BNE		3	2	56	RORB		2	2	1	86	LDA		2	2
27	BEQ	! !	3	2	57	· ASRB	1	2		1	87	•	1 1	ľ	
28	BVC	1	3	2	58	ASLB, LSLB		2	2	1	88	EORA	1 1	2	2
29	BVS		3	2	59	ROLB	1	2	2	1	89	ADCA	1	2	2
2A	BPL	1	3	2	5A	DECB	1	2	2	1	8A	ORA		2	2
2B	вмі		3	2	58	*			l		8B	ADDA	↓	2	2
2C	BGE	1	3	2	5C	INCB		2	2	1	8C	CMPX	Immed	4	3
2D	BLT		3	2	5D	TSTB		2	2	1	8D	BSR	Relative	7	2
2E	BGT	₩	3	2	5E	*	! ↓				8£	LDX	Immed	3	3
2F	BLE	Relativ	e 3	1 2	5F	CLRB	Inhere	enil 2	, 1	1	8F	*	1	Ī	1 1

TABLE 9 — HEXADECIMAL VALUES OF MACHINE CODES

LEGEND.

Number of MPU cycles (less possible push pull or indexed-mode cycles)
 Number of program bytes
 Denotes unused opcode

						<u></u>								09371		D
				TABL			IMAL VALUE	ES OF M	Mode	E CO	DES (C	OP	Mnem.	19-17-	0	5
90 91 92	Mnem SUBA CMPA SBCA	Dire.	CI	4 4 4	2 2 2	C0 C1 C2	Mnem SUBB CMPB SBCB		Immed	2 2 2	2 2 2	<u> </u>		and 3 Machine Codes		
93 94 95	SUBD ANDA BITA			6 4 4	2 2 2 2	C3 C4 C5	ADDD ANDB BITB		Immed	4 2 2 2	3 2 2 2	1021 1022	LBRN LBHI LBLS	Relative	5 5(6) 5(6)	4 4 4
96 97 98 99	LDA STA EORA ADCA			4 4	2 2 2	C6 C7 C8 C9	EORB ADCB		Immed	2 2	2 2	1023 1024 1025 1026	LBHS, LBCC LBCS, LBLO LBNE		5(6) 5(6) 5(6)	4 4 4
9A 9B 9C 9D	ORA ADDA CMPX JSR			4 6 7	2 2 2 2	CA CB CC	ORB ADDB LDD			2 2 3	2 2 3	1027 1028 1029 102A	LBEQ LBVC LBVS LBPL		5(6) 5(6) 5(6) 5(6)	4 4 4 4
9E 9F	LDX STX	Dire	ect	5 5	2 2	CD CE CF	LDU		Immed	3	3	102B 102C 102C	LBMI LBGE		5(6) 5(6) 5(6)	4 4 4
A0 A1 A2 A3	SUBA CMPA SBCA SUBD	Inde	xed	4+ 4+ 4+ 6+	2+ 2+ 2+ 2+	D1 D2 D3	CMPB SBCB ADDD		A	4 4 6 4	2 2 2 2	102E 102F 103F 1083	LBGT LBLE SWI2 CMPD	Relative Inherent Immed	5(6) 5(6) 20 5	4 4 2 4
A4 A5 A6 A7	ANDA BITA LDA STA			4+ 4+ 4+	2+ 2+ 2+ 2+	D4 D5 D6 D7	ANDB BITB LOB \$TB			4 4	2 2 2	108C 108E 1093 109C	CMPY LDY CMPD CMPY	Immed Direct	5 4 7 7	4 4 3 3
A8 A9 AA	EORA ADCA ORA			4+ 4+ 4+	2+ 2+ 2+	D8 D9 DA D8	EORB ADCB ORB ADDB			4 4 4	2 2 2 2	109E 109F 10A3	LDY STY CMPD	Direct Indexed	6 6 7+ 7+	3 3 3+ 3+
AB AC AD AE	ADDA CMPX JSR LDX			4+ 6+ 7+ 5+	2+ 2+ 2+ 2+	DC DD DE DF	LDD STD LDU STU		Direct	5 5 5 5	2 2 2 2	10AC 10AE 10AF 10B3	LDY STY CMPD	Indexed Extended	6+ 6+ 8	3+ 3+ 4
80 B1	STX SUBA CMPA	 	exed nded	5+ 5	3 3	E0 E1 E2	SUBB CMPB SBCB		Indexe		+ 2+	10BC 10BE 10BF 10CE	LDY	Extended Immed	4	4 4 4
82 83 84 85	SBCA -= SUBD ANDA BITA			5 7 5 5	3 3 3	E3 E4 E5 E6	ADDD ANDB BITB LDB			4-4-4	+ 2+ + 2+	10DE 10DE 10EE	STS	Direct Direct Indexed Indexed		3 3+ 3+
B6 87 B8	LDA STA EORA			5 5 5	3 3 3	E7 E8 E9	STB EORB ADCB			4 4	+ 2+ + 2+ + 2+	10FE 10FF 113F	LDS STS SWI3	Extended Extended Inherent	7 5 7 20	4 4 2 4
B9 BA BB BC	ADCA ORA ADDA CMPX			5 5 5 7	3 3 3 3	EA EB EC ED	ORB ADDB LDD STD			4 4 5 5	+ 2+ + 2+ + 2+	1180 1193 1190	CMPS CMPU CMPS	Immed Immed Direct Direct	5 7 7	3 3
BD BE BF	JSR LDX STX	Exte	w ended	6 6	3 3 3	EE EF F0	SUBB	_	Indexe Extend	ed 5	+ 2+		CMPS CMPU	Indexed Indexed Extende Extende	7+	3+ 3+ 4 4
						F1 F2 F3 F4 F5	CMPB SBCB ADDD ANDB BITB			5 7 5 5	3 3 3	110				
NO.	FE: All unused opco	odes a	re bo	oth ur	ndefined	F6 F7 F8 F9	LDB STB EORB ADCB	,		5 5 5	3 3 3 3					
	and illegal					FA FB FC FD	ORB ADDB LDD STD		Extend Extend		3					
						FE FF	LDU		Extend	6	3					

87D 09372 D

FIGURE 19 -- PROGRAMMING AID

T-49-17-06

							Δd	dressi	na N	lodes								П	_		\neg	\neg
		lm	medi	ate		Direct			dexe	_	Ex	tende	ed	lr	here	nt		5	3	2	1	اه
Instruction	Forms	Ор	~	1	Ор	~	1	Ор	-]	1	Ор	-	1	Ор	-	1	Description		N	Z	٧	ᇰ
ABX			Ш											3A	3	1		•	٠	•	٠	╝
ADC	ADCA ADCB	89 C9	2	2	99 D9	4	2	A9 E9	4+ 4+	2+ 2+	69 F9	5 5	3				A+M+C-A B+M+C-B	:	1	1	;	1
ADD	ADDA	88	2	2	9B	4	2	AB	4+	2+	ВВ	5	3				A+M-A	!	!	1	!	!
	ADDB ADDD	CB C3	2	3	DB D3	4	2 2	EB E3	4+ 6+	2+	FB F3	5 7	3				B+M→B D+MM+1→D	:	1	!		-
AND	ANDA	84	2	2	94	4	2	A4	4+	2+	B4	5	3	_			A A M-A	ŀ	1	1	0	•
	ANDB ANDCC	C4 1C	3	2	D4	4	2	E4	4+	2+	. F4	5	3				BAM-B CCAIMM-CC	•	1	1	٥	7
ASL	ASLA ASLB ASL				08	6	2	68	6+	2+	78	7	3	48 58	2		β}	8 8 8	1 1	1 1 1	1	1 1
ASR	ASRA ASRB ASR				07	6	2	67	6+	2+	77	7	3	47 57	2	1	ĝ} → [] → [] → []	8 8 8	1	1	•	1 1 1
BIT	BITA BITB	85 C5	2 2	2 2	95 D5	4	2	A5 E6	4+ 4+	2+ 2+	B5 F5	5	3 3				Bit Test A (M A A) Bit Test B (M A Bi	:		1	0	:
CLA	CLRA		1											4F	2	1	0-A	•	00	1	00	0 0
	CLRB CLR	1			0F	6	2	6F	6+	2+	7F	7	3	5F	2	3	0-8 0-M		0	1	0	0
CMP	CMPA	81	2	2	91	4	2	Al	4+	2+	B1	5	3	\vdash	H	-	Compare M from A	8		-	ı	П
	CMPB	C1	2	2	DI	4	2	EI	4+	2+	F1	5	3				Compare M from B	8	1	!	1	1
	CMPD	10 83	6	4	10 93	7	3	10 A3	7+	3+	10 B3	8	4				Compare M M + 1 from D	•	1	1	١	1
	CMPS	11 8C	5	4	11 9C	7	3	11 AC	7+	3+	11 BC	8	4				Compare M:M+1 from S	•	1	1	1	1
	СМРО	11 83	5	4	11 93	7	3	11 A3	7+	3+	11 B3	8	4				Compare M:M + 1 from U		1	'	1	١
	CMPX CMPY	8C 10 8C	5	3 4	9C 10 9C	6 7	3	AC 10 AC	6+ 7+	2+ 3+	BC 10 BC	8	3 4				Compare M M+1 from X Compare M M+1 from Y	:	-	1		l l
COM	COMA			Г										43	2	1	<u>Ā</u> -A	•	1	1	0	$oxed{!}$
	COMB	1			03	6	2	63	6+	2+	73	7	3	53	2	1	<u>B</u> −B M−M	:	!	1	0	1
CWAI	COM	3C	≥20	1 2	1 03		-	03	۳		12	ı –	۳	├	┢		CC A IMM CC Wait for Interrupt	╁╌	H	Ė	Ť	7
DAA		100	-	} -	-	┢	├			-	\vdash	├一		19	2	1	Decimal Adjust A	٠	1	1	0	ī
DEC	DECA	├─	1			 		\vdash	1			Г	Г	4A	2	1		•	ī	ī	ī	•
	DECB		1	l	١.,		١,	١.,	١	١	7.	١,	١,	5A	2	۱ ۱	B - 1 → B M - 1 → M	:	1	ľ	1	:
EOR	DEC	88	2	2	98	6	2	6A A8	6+	2+	7A 88	7	3	\vdash		├	A V M-A	١.	+	H	6	
EOR	EORB	C8	2	2	08	4	2	E8	4+	2+	F8	5	3	1			8 ¥ M → 8		li	l i	ō	
EXG	R1, R2	1E	8	2			\vdash		П								R1 R2 ²	•	•	•	·	•
INC	INCA	1							Г	I -	Г			4C	2	1	A+1-A	:	ı	1	1	
	INCB	1	1		oc.	6	2	6C	6+	2+	70	7	3	5C	2	١	8+1-8 M+1-M	:	H	1:	1	:
JMP	† ""	\vdash	+	 	0E	3	2	6E	3+	2+	7E	4	3	t^-	t^-		EA ³ ∸PC	•	٠	÷	i	•
JSR	 	†	1	†	9D	7	2	AD	_	2+	BO	8	3	\vdash	T .	1	Jump to Subroutine	•	•	٠	•	·
LD	LDA	86	2	2	96	4	2	A6	4+	2+	В6	5	3			Γ	M→A	•	ľ	ī	0	
	LDB	C6	3	3	D6 DC	5	2 2	E6 EC			F6 FC	5	3		1		M → B M:M + 1 → D	:	1:	1:	0	
ł	LDD	CC 10	4	4	10	6	3	10	6+		10	7	4		1	1	M:M+1-S		i	i	ő	
		CE		Ι΄	DE	1	ľ	EE	1		FE			1		1			١.	١.		١.
	LDU	CE 8E	3	3	DE 9E	5	2 2	EE AE	5+	2+	FE BE	6	3			1	M:M+1-U M:M+1-X	:	1:	H	0	
	LDX	10 8E	4	4	10 9E	6	3	10 AE	6+		10 BE	7	4				. M:M + 1 - Y	•	i	i	ŏ	
LEA	LEAS	† <u></u>	T	T	1	1	T	32	4+	2+		Γ	Τ		Π	Т	EA ³ →S	ŀ	•	•	•	•
			1	1	i .	1	1	33	4+	2+	1	1	i	1	1	1	EA ³ →U	١.		١.	•	١.
	LEAU	1		1	1		1	30	4+	2+	1	1	1		1	1	EA3-X	١.		l t	i •	

LEGEND:

- OP Operation Code (Hexadecimal)
- Number of MPU Cycles
- Number of Program Bytes
- Arithmetic Plus
- Arithmetic Minus
- Multiply

- M Complement of M
- → Transfer Into
- H Half-carry (from bit 3)
- N Negative (sign bit)
- Z. Zero result
- V Overflow, 2's complement
- C Carry from ALU

- t Test and set if true, cleared otherwise
- Not Affected
- CC Condition Code Register
- Concatenation
- V Logical or
- A Logical and
- ₩ Logical Exclusive or

87D 09373 D

						F	IGUI	RE 19	· –	PRO	BRAN	IIMN	NG A	ID (C	CONT	INL	(ED) T-49-17-	٠ ﴿	•	6	,	
	Γ			_						lodes												
	۱ ـ		media			Direc	_		dexe			tend			here	_	0	5 H	N N	2 Z	v	0
Instruction		Ор	-	-	Op	1		Ор	•	""	QD.		1	Op	-		Description	+-	-	-	ř	Ĕ
LSL	LSLA LSLB LSL				08	6	2	68	6+	2+	78	7	3	48 58	2	1	8 }	•	1 1	111		1 1 1
LSR	LSRA LSRB LSR				04	6	2	64	6+	2+	74	7	3	44 54	2	1	Å 8 M 0 → □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	:	0 0			1
MUL			l	Т		\vdash	_							ЗD	11	ī	A × B → D (Unsigned)	•	•	1	•	9
NEG	NEGA NEGB NEG				00	6	2	60	6+	2+	70	7	3	40 50	2 2	1	A+1-A B+1-B M+1-M	8 8 8	1 4 1	1 1 1	1	1
NOP		t		1			_						1	12	2	1	No Operation	•	•	•	·	•
OR	ORA ORB ORCC	8A CA 1A	·2 ·2 3	2 2 2	9A DA	4	2 2	AA EA	4+	2+ 2+	BA FA	5 5	3				A V M – A B V M – B CC V IMM – CC	:	1	ſ	0 0 7	:
PSH	PSHS PSHU	34 36	5 + 4 5 + 4	2 2													Push Registers on S Stack Push Registers on U Stack	:	:	:	:	:
PUL	PULS PULU	35 37	5+4 5+4	2 2													Pull Registers from S Stack Pull Registers from U Stack	:	:	:	:	:
ROL	ROLA ROLB ROL				09	6	2	.69	6+	2+	79	7	3	49 59	2	1	Å Total Tota	:	1 - 1	1 1	1 1 1	1 1 1
ROR	RORA RORB ROR				06	6	2	66	6+	2+	76	7	3	46 56	2	1	Å M B M C B ₇ B ₀		1 1	= = =	•	1 1
RTI	1			T										38	6 15	1	Return From Interrupt					7
RTS		. •	_	1-										39	5	ī	Return from Subroutine	•	•	٠	٠	•
SBC	SBCA SBCB	82 C2	2 2	2 2	92 D2	4	2 2	A2 E2	4+	2+ 2+	B2 F2	5	3			١.	A - M - C - A B - M - C - B	8			1	1
SEX		1	T					Ι.						10	2	1	Sign Extend 8 into A	•	1	1	0	٠
ST .	STA STB STD STS STU STX				97 D7 DD 10 DF DF 9F	4 4 5 6 5 5 6	2 2 3 2 2 3	ED 10 EF EF AF	4+ 4+ 5+ 5+	2+	87 FD 10 FF FF BF	5 6 7 6 7	3 3 4 3 4				A-M B-M D-M:M+1 S-M:M+1 U-M:M+1 X-M:M+1 Y-M:M+1		1 1 1 1	11111111111	0000 000	
	STY	<u> </u>	_	Ļ	10 9F		Ĺ	AF	6+	_	BF	Ĺ	L	L			A-M-A	8	Ĺ	L	Ľ	Ľ
SUB	SUBA SUBB SUBD	80 C0 83	2 2 4	2 2 3	90 D0 93	4 6	2 2 2	A0 E0 A3	4+ 4+ 6+	2+ 2+ 2+	B0 F0 B3	5 5 7	3 3 3				B - M - B D - M:M + 1 - D	8	1	1		ŀ
SWI	SWI ⁶ SWI ²⁶ SWI ³⁶													3F 10 3F 11	19 20 20	1 2	Software Interrupt 1 Software Interrupt 2 Software Interrupt 3				•	
	1			L		L	L	<u>L</u>	L	L	<u>L</u>	L	L	3F	L.	L		L	L	L	L	L
SYNC		L		\Box										13	≥4	1	Synchronize to Interrupt	ŀ	ŀ	·	·	1.
TFR	R1, R2	1F	6	2		$oxed{oxed}$	$oldsymbol{ol}}}}}}}}}}}}}}}}}$		<u> </u>		<u> </u>	<u>L</u>	<u> </u>	<u> </u>	<u> </u>	1	R1 – R2 ²	١.		٠		1:
TST	TSTA				1	1		1	1			1		4D 5D	2	1	Test A	1:	1:	1	0	l:

NOTES:

- This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, Table 2.
- R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.
 The 8 bit registers are: A, B, CC, DP
 The 16 bit registers are: X, Y, U, S, D, PC

- 3. EA is the effective address.
- 4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
- 5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
- 6. SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.
- 7. Conditions Codes set as a direct result of the instruction.
- 8. Vaue of half-carry flag is undefined.
- 9. Special Case Carry set if b7 is SET.

a7D D

FIGURE 19 - PROGRAMMING AID (CONTINUED)

Branch Instructions

		A	ddres		7 87	י ו)	ŀ	ינ ו	93	7
	i _		Relati	ve	1	L	1:			٥١	
Instruction		OP			- Description	H	1	V Z	ZT۱	71 c	7
BCC	LBCC	24 10 24		4		:	1			•	
BCS	BCS LBCS	25 10 25	5(6)	4	Branch C= 1 Long Branch C= 1	:	1			:	
BEQ	BEQ LBEQ	27 10 27		4	Branch Z=1 Long Branch Z=0	:	1	:	:	:	
BGE	BGE LBGE	2C 10 2C		4	Branch≥Zero Long Branch≥Zero	:	:	:	:	:	
BGT	BGT LBGT	2E 10 2E		2	Branch > Zero Long Branch > Zero	:	:	:	:	:	
	BHI LBHI	22 10 22	3 5(6)	4	Branch Higher Long Branch Higher	:	:	:	:	:	
ŀ	BHS LBHS	24 10 24	3 5(6)	2	Branch Higher or Same Long Branch Higher or Same	•	•		•	•	
	BLE LOLE	2F 10 2F	3 5(6)		Branch≤Zero Long Branch≤Zero	•	•	:	:	:	
	BLO LBLO	25 .10 25	3 5(6)		Branch lower Long Branch Lower	•	:	:	•	• •	

4	D	T- 0	40	7.	1	7-06		_				
			Ĺ	ddres Mod Relati	sing e ve]	5					
	Instruction		OP		-	Description	Н	N	Z	Τv	ī	:
	BLS	BLS	10 23	ľ	4	or Same					1	
	BLT	BLT LBLT	2D 10 2D	5(6)	4	Branch < Zero Long Branch < Zero	:	:	:	:	:	
i	ВМІ	BMI LBMI	28 10 28	3 5(6)	4	Branch Minus Long Branch Minus	:	:	:	:	:	
	BNE	BNE LBNE	26 10 26	3 5(6)	4	Branch Z=0 Long Branch Z≠0	•	:	:	:	:	1
	BPL	BPL LBPL	2A 10 2A	3 5(6)	4	Branch Plus Long Branch Plus	:	:	:	:	:	ĺ
	BRA	BRA Lera	20 16	3	2	Branch Always Long Branch Always	:	:	:	:	:	1
	BRN	BRN LBRN	21 10 21	3 5	4	Branch Never Long Branch Never	:	:	:	;	:	1
	BSR	BSR LBSR	8D 17	9	3	Branch to Subroutine Long Branch to Subroutine	:	•	•	:	:	1
	BVC	BVC LBVC	28 10 28	3 5(6)		Branch V = 0 Long Branch V = 0	•	٠	:		:	
	BVS	BVS LBVS	29 10 29	3 6(6)		Branch V = 1 Long Branch V = 1	•	•	•	•	:	

SIMPLE BRANCHES

	<u>OP</u>		
BRA	20	3	2
LBRA	16	5	3
BRN -	- 21	- 3	2
LBRN	1021	5	4
BSR	8D	7	2
LBSR	17	9	3

SIMPLE CI	JANDITIONAL	. BRANC	CHES (Note	s 1-4)
Test	True	OP	False	OP
N ≃ 1	BAS	20	100	- 0.6

Test	True	OP	False	OP		
N = 1	BMI	2B	BPL	2A		
Z=1	BEQ	27	BNE	26		
V = 1	BVS	29	BVC	28		
C=1	BCS	25	BCC	24		

SIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP		
r>m	BGT	2E	BLE	2F		
r≥m	BGE	2Ç -	BLT	2D		
r≔m	BEQ	27	BNE	26		
r≤m	BLE	2F	BGT	2E		
r <m< td=""><td>BLT</td><td>2D</td><td>BGE</td><td>2C</td></m<>	BLT	2D	BGE	2C		


CHAIGHED COMDITIONAL BRANCHES (Notes 1-4)									
	_Test	True	OP	False	OP				
	t>m	BHL	22	BLS	23				
	r≥m	BHS	24	BLO	25				
	r= m	BEQ	27	BNE	26				
	r≤m	BLS	23	BHI	22				
	r <m< td=""><td>BLO</td><td>25</td><td>RHS</td><td>24</td></m<>	BLO	25	RHS	24				

NOTES:


- NOTES:

 1. All conditional branches have both short and long variations.
 2. All short branches are two bytes and require three cycles.
 3. All conditional long branches are formed by prefixing the short branch opcode with \$10 and using a 16-bit destination offset.
 4. All conditional long branches require four bytes and six cycles if the branch is taken or five cycles if the branch is not taken.

PHYSICAL DIMENSIONS



D T- 49-17-06



ALSO AVAILABLE

J SUFFIX CERDIP PACKAGE

C SUFFIX CERAMIC PACKAGE

ORDERING INFORMATION

	. 1	EF	8A09) (CIM	B/I	В				•	
	_	D	evice		П			- Scree	ning le	vel		
The table below horizontali level. Other possibilities o	y shows all s n request.	Pa wallabi	ckage - s suffix	combin	ations 1	for pack	age, op	- Oper erating	temp.	rture a	nd scree	ning
aver. Other possissings	PACKAGE			OPER. TEMP		SCREENING LEVEL						
DEVICE	- C		P	E	FN	L.	٧	M	Std	D	G/B	B/E
	-	•	•		•	•			•		<u> </u>	<u> </u>
	•	•	•	\vdash			•		•		<u> </u>	<u> </u>
EF6809 (1.0 MHz)	•		<u> </u>	•				•	•			
	\ <u>-</u> -	•	\vdash					•	•		<u> • </u>	ļ
EF68A09 (1.5 MHz)	1.	•	•			•	<u> </u>		•	<u> </u>	 	┺
	•	•	•	1	\Box	Γ_{-}	•	<u> </u>		<u> </u>	_ _	١.,
	•		T	•			<u> </u>	•	•	L	•	Ļ
		•	T^{-}	T		<u>L</u> _		<u> </u>	•	<u> </u>		╀-
EF68B09 (2.0 MHz)		•	•	T		•	<u> </u>	<u> </u>		 	 	4
	<u> </u>		1		T	1	•		•	1	•	<u> </u>

Package: C: Ceremic DIL, J: Cerdip DIL, P: Plastic DIL, E: LCCC, FN: PLCC.

Oper. temp.: L*: 0°C to +70°C, V: -40°C to +85°C, M: -55°C to +125°C, *: may be omitted.

Screening level: Std: Incend suffix), D: NFC 96883 level D,

G/B: NFC 96883 level G, B/B: NFC 96883 level B and MIL-STD-883C level B.

PHYSICAL DIMENSIONS

DT-49-17-06 87D 09376

